I might just try using a divided x10 clock out of the PLL instead of generating based on the div5 clock from the DDR gearing IP. They should line up. Probably... Likely... Right?