Post #4050036
2026-07-24 00:30 UTC
@gsuberland@chaos.social @ldcd@social.treehouse.systems @whitequark@social.treehouse.systems yeah I don't think i can be of much help i just wrote my own FSBL from scratch and that image is my entire firmware
Replies (2)
-
@azonenberg@ioc.exchange 2026-07-24 00:31
@gsuberland@chaos.social @ldcd@social.treehouse.systems @whitequark@social.treehouse.systems I don't use the ddr currently, pcie doesn't need a blob and i just wrote my own c++ wrapper to directly poke registers to init it. And found a silicon errata in the process
-
@gsuberland@chaos.social 2026-07-24 00:31
@azonenberg@ioc.exchange @ldcd@social.treehouse.systems @whitequark@social.treehouse.systems what's really throwing me is that there doesn't seem to be any setting for "where do you want your application code to sit?" which sorta seems like a pretty major thing you might want to configure for an MPU