Post #3610487

@azonenberg@ioc.exchange Yeah, there is weirdness happening on a rotating basis and also during hsync events, no bueno for the clock. I was trying to use a single 4 lane LVDS bus instead of 4 single lanes to minimize all the rest logic and minimize skew.