Post #3449418

Sunday morning Verilog debugging... I had added some parameters to a module to flip or complement a diff signal because I swapped polarity on the PCB to make routing easier. Hindsight is 20/20 - it wasn't my intention, but you can't put a not gate on the fast side of a DDR component. Doh! Problem corrected, and the code is now passing the Map phase.