Post #2773654
2026-04-20 18:12 UTC
@cmb@cathode.church NB: I was looking at the PDF on the phone, I just noticed it is a week old… (could you push a fresh PDF for people like me?)
Replies (1)
-
@equinox@chaos.social 2026-04-20 18:21
@cmb@cathode.church ok I grabbed the laptop and it's unchanged from the PDF I don't understand how this⇒ "During reset, DIR pins from the FPGA are high, to prevent all-high outputs in that case, A and B are swapped compared to revC." can be possible at all? Either I'm having a very 🤪 moment or it's seriously fishy.