Elektrine lite

← Feed

@bhtooefr@snack.social

Post #2156926

2026-05-05 16:35 UTC

@PurpleJillybeans so there's a bug in the way those processors report CPUID, that makes some utilities think the CPU has 16 MiB of L2 cache it *actually* has 64 kiB L1$I, 64 kiB L1$D, and 64 kiB exclusive unified L2$ but I wonder if that's screwing with something performance-wise

Replies (1)

  • @bhtooefr@snack.social 2026-05-05 16:36

    @PurpleJillybeans (my only Samuel 2 is on a VIA EPIA 5000 board, though, and that does whatever the right thing should be, cache-wise. but if something is expecting the *literally every CPU that isn't an early VIA C3* behavior for getting L2 cache quantity...

    Open ##2156927