Post #2156927

@PurpleJillybeans (my only Samuel 2 is on a VIA EPIA 5000 board, though, and that does whatever the right thing should be, cache-wise. but if something is expecting the *literally every CPU that isn't an early VIA C3* behavior for getting L2 cache quantity...