@whitequark@social.treehouse.systems
Post #2272306
2026-05-04 23:10 UTC
@regehr@mastodon.social @penguin42@mastodon.org.uk the FPGA has a way to encrypt the bitstream with the efuses containing the AES key. this is completely unused. all of the security features are off, you can just plug in a Glasgow and JTAG anything you want
Replies (2)
-
@whitequark@social.treehouse.systems 2026-05-04 23:13
@regehr@mastodon.social @penguin42@mastodon.org.uk the depopulated footprint is an Ethernet 1GBASE-T PHY that i identified by examining every possible option, and next to it is a connector i also found, so this could be easily turned into a reasonably capable SDR
-
@regehr@mastodon.social 2026-05-04 23:14
@whitequark@social.treehouse.systems @penguin42@mastodon.org.uk amazing